summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)Author
2022-08-31clk: mediatek: mt8195: Add reset idx for PCIe0 and PCIe1AngeloGioacchino Del Regno
2022-08-31clk: davinci: remove PLL and PSC clocks for DaVinci DM644x and DM646xLukas Bulwahn
2022-08-31Revert "clk: core: Honor CLK_OPS_PARENT_ENABLE for clk gate ops"Stephen Boyd
2022-08-31clk: mediatek: clk-mt8195-vdo1: Reparent and set rate on vdo1_dpintf's parentAngeloGioacchino Del Regno
2022-08-31clk: mediatek: clk-mt8195-vdo0: Set rate on vdo0_dp_intf0_dp_intf's parentAngeloGioacchino Del Regno
2022-08-30clk: zynqmp: pll: rectify rate rounding in zynqmp_pll_round_rateQuanyang Wang
2022-08-29clk: qcom: gcc-sdm660: Use floor ops for SDCC1 clockMarijn Suijten
2022-08-29clk: qcom: gcc-msm8916: use parent_hws/_data instead of parent_namesDmitry Baryshkov
2022-08-29clk: qcom: gcc-msm8916: move gcc_mss_q6_bimc_axi_clk downDmitry Baryshkov
2022-08-29clk: qcom: gcc-msm8916: move GPLL definitions upDmitry Baryshkov
2022-08-29clk: qcom: gcc-msm8916: use ARRAY_SIZE instead of specifying num_parentsDmitry Baryshkov
2022-08-29clk: renesas: r8a779f0: Add MSIOF clocksWolfram Sang
2022-08-29clk: renesas: r9a09g011: Add IIC clock and reset entriesPhil Edworthy
2022-08-25clk: sunxi-ng: d1: Limit PLL rates to stable rangesSamuel Holland
2022-08-23clk: do not initialize retClaudiu Beznea
2022-08-23clk: remove extra empty lineClaudiu Beznea
2022-08-23clk: bcm: rpi: Show clock id limit in error caseStefan Wahren
2022-08-23clk: bcm: rpi: Add missing newlineStefan Wahren
2022-08-23clk: bcm: rpi: Prevent out-of-bounds accessStefan Wahren
2022-08-23clk: samsung: exynos850: Implement CMU_MFCMSCL domainSam Protsenko
2022-08-23clk: samsung: exynos850: Implement CMU_IS domainSam Protsenko
2022-08-23clk: samsung: exynos850: Implement CMU_AUD domainSam Protsenko
2022-08-23clk: samsung: exynos850: Style fixesSam Protsenko
2022-08-23clk: samsung: exynosautov9: add fsys1 clock supportChanho Park
2022-08-23clk: samsung: exynosautov9: add fsys0 clock supportChanho Park
2022-08-23clk: samsung: exynosautov9: correct register offsets of peric0/c1Chanho Park
2022-08-23clk: samsung: exynosautov9: add missing gate clks for peric0/c1Chanho Park
2022-08-23clk: samsung: exynos7885: Add TREX clocksDavid Virag
2022-08-23clk: samsung: exynos7885: Implement CMU_FSYS domainDavid Virag
2022-08-23clk: samsung: exynos-clkout: Use of_device_get_match_data()Minghao Chi (CGEL ZTE)
2022-08-22clk: bcm: rpi: Fix error handling of raspberrypi_fw_get_rateStefan Wahren
2022-08-22clk: Fix comment typoJason Wang
2022-08-22clk: clocking-wizard: Update the compatibleShubhrajyoti Datta
2022-08-22clk: clocking-wizard: Fix the reconfig for 5.2Shubhrajyoti Datta
2022-08-22clk: clocking-wizard: Rename nr-outputs to xlnx,nr-outputsShubhrajyoti Datta
2022-08-22clk: clocking-wizard: Move clocking-wizard outShubhrajyoti Datta
2022-08-22clk: tegra20: Fix refcount leak in tegra20_clock_initMiaoqian Lin
2022-08-22clk: tegra: Fix refcount leak in tegra114_clock_initMiaoqian Lin
2022-08-22clk: tegra: Fix refcount leak in tegra210_clock_initMiaoqian Lin
2022-08-22clk: zynqmp: Check the return type zynqmp_pm_query_dataShubhrajyoti Datta
2022-08-22clk: zynqmp: Add a check for NULL pointerShubhrajyoti Datta
2022-08-22clk: zynqmp: Replaced strncpy() with strscpy()Shubhrajyoti Datta
2022-08-22clk: zynqmp: Fix stack-out-of-bounds in strncpy`Ian Nam
2022-08-22clk: zynqmp: make bestdiv unsignedShubhrajyoti Datta
2022-08-22clk: move from strlcpy with unused retval to strscpyWolfram Sang
2022-08-22clk: core: Fix runtime PM sequence in clk_core_unprepare()Chen-Yu Tsai
2022-08-22clk: core: Honor CLK_OPS_PARENT_ENABLE for clk gate opsChen-Yu Tsai
2022-08-22dt-bindings: clock: Move versaclock.h to dt-bindings/clockLukas Bulwahn
2022-08-22dt-bindings: clock: Move lochnagar.h to dt-bindings/clockLukas Bulwahn
2022-08-22clk: renesas: r9a07g044: Add conditional compilation for r9a07g044_cpg_infoBiju Das