<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel.git/drivers/soc/tegra/fuse, branch linux-5.10.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.
</subtitle>
<id>https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-5.10.y</id>
<link rel='self' href='https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-5.10.y'/>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/'/>
<updated>2021-12-22T08:30:54Z</updated>
<entry>
<title>soc/tegra: fuse: Fix bitwise vs. logical OR warning</title>
<updated>2021-12-22T08:30:54Z</updated>
<author>
<name>Nathan Chancellor</name>
</author>
<published>2021-12-10T16:55:29Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=12c1938870dcc0fc7906492b8f44d9bc54fda0b5'/>
<id>urn:sha1:12c1938870dcc0fc7906492b8f44d9bc54fda0b5</id>
<content type='text'>
[ Upstream commit a7083763619f7485ccdade160deb81737cf2732f ]

A new warning in clang points out two instances where boolean
expressions are being used with a bitwise OR instead of logical OR:

drivers/soc/tegra/fuse/speedo-tegra20.c:72:9: warning: use of bitwise '|' with boolean operands [-Wbitwise-instead-of-logical]
                reg = tegra_fuse_read_spare(i) |
                      ^~~~~~~~~~~~~~~~~~~~~~~~~~
                                               ||
drivers/soc/tegra/fuse/speedo-tegra20.c:72:9: note: cast one or both operands to int to silence this warning
drivers/soc/tegra/fuse/speedo-tegra20.c:87:9: warning: use of bitwise '|' with boolean operands [-Wbitwise-instead-of-logical]
                reg = tegra_fuse_read_spare(i) |
                      ^~~~~~~~~~~~~~~~~~~~~~~~~~
                                               ||
drivers/soc/tegra/fuse/speedo-tegra20.c:87:9: note: cast one or both operands to int to silence this warning
2 warnings generated.

The motivation for the warning is that logical operations short circuit
while bitwise operations do not.

In this instance, tegra_fuse_read_spare() is not semantically returning
a boolean, it is returning a bit value. Use u32 for its return type so
that it can be used with either bitwise or boolean operators without any
warnings.

Fixes: 25cd5a391478 ("ARM: tegra: Add speedo-based process identification")
Link: https://github.com/ClangBuiltLinux/linux/issues/1488
Suggested-by: Michał Mirosław &lt;mirq-linux@rere.qmqm.pl&gt;
Signed-off-by: Nathan Chancellor &lt;nathan@kernel.org&gt;
Reviewed-by: Nick Desaulniers &lt;ndesaulniers@google.com&gt;
Signed-off-by: Thierry Reding &lt;treding@nvidia.com&gt;
Signed-off-by: Sasha Levin &lt;sashal@kernel.org&gt;
</content>
</entry>
<entry>
<title>soc/tegra: fuse: Fix Tegra234-only builds</title>
<updated>2021-07-25T12:36:15Z</updated>
<author>
<name>Thierry Reding</name>
</author>
<published>2021-04-13T12:20:57Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=7c03982fa134abe554d067206d0bdb5fe58a9930'/>
<id>urn:sha1:7c03982fa134abe554d067206d0bdb5fe58a9930</id>
<content type='text'>
[ Upstream commit e2d0ee225e49a5553986f3138dd2803852a31fd5 ]

The tegra30_fuse_read() symbol is used on Tegra234, so make sure it's
available.

Signed-off-by: Thierry Reding &lt;treding@nvidia.com&gt;
Signed-off-by: Sasha Levin &lt;sashal@kernel.org&gt;
</content>
</entry>
<entry>
<title>soc/tegra: fuse: Fix index bug in get_process_id</title>
<updated>2020-12-26T15:02:38Z</updated>
<author>
<name>Nicolin Chen</name>
</author>
<published>2020-11-19T04:44:57Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=e8d7daf69edb6a7b0367313098bc554a3b686c1e'/>
<id>urn:sha1:e8d7daf69edb6a7b0367313098bc554a3b686c1e</id>
<content type='text'>
commit b9ce9b0f83b536a4ac7de7567a265d28d13e5bea upstream.

This patch simply fixes a bug of referencing speedos[num] in every
for-loop iteration in get_process_id function.

Fixes: 0dc5a0d83675 ("soc/tegra: fuse: Add Tegra210 support")
Cc: &lt;stable@vger.kernel.org&gt;
Signed-off-by: Nicolin Chen &lt;nicoleotsuka@gmail.com&gt;
Signed-off-by: Thierry Reding &lt;treding@nvidia.com&gt;
Signed-off-by: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;

</content>
</entry>
<entry>
<title>soc/tegra: misc: Add Tegra234 support</title>
<updated>2020-09-18T13:55:31Z</updated>
<author>
<name>Thierry Reding</name>
</author>
<published>2020-09-17T10:07:48Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=03d285230708c6d851c8c570778b748449c5b852'/>
<id>urn:sha1:03d285230708c6d851c8c570778b748449c5b852</id>
<content type='text'>
The MISC block is largely similar to that found on earlier chips, but
not completely compatible. Allow binding to the instantiation found on
Tegra234.

Reviewed-by: Jon Hunter &lt;jonathanh@nvidia.com&gt;
Signed-off-by: Thierry Reding &lt;treding@nvidia.com&gt;
</content>
</entry>
<entry>
<title>soc/tegra: fuse: Add Tegra234 support</title>
<updated>2020-09-18T13:55:29Z</updated>
<author>
<name>Thierry Reding</name>
</author>
<published>2020-09-17T10:07:47Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=1f44febf71ba3d8a8694669197ec5a384c8d3011'/>
<id>urn:sha1:1f44febf71ba3d8a8694669197ec5a384c8d3011</id>
<content type='text'>
Add support for FUSE block found on the Tegra234 SoC, which is largely
similar to the IP found on previous generations.

Reviewed-by: Jon Hunter &lt;jonathanh@nvidia.com&gt;
Signed-off-by: Thierry Reding &lt;treding@nvidia.com&gt;
</content>
</entry>
<entry>
<title>soc/tegra: fuse: Implement tegra_is_silicon()</title>
<updated>2020-09-18T13:55:26Z</updated>
<author>
<name>Thierry Reding</name>
</author>
<published>2020-09-17T10:07:46Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=52e6d399a41da68125ec107f5f5f688a74ab7ac4'/>
<id>urn:sha1:52e6d399a41da68125ec107f5f5f688a74ab7ac4</id>
<content type='text'>
This function can be used by drivers to determine whether code is
running on silicon or on a simulation platform.

Reviewed-by: Jon Hunter &lt;jonathanh@nvidia.com&gt;
Signed-off-by: Thierry Reding &lt;treding@nvidia.com&gt;
</content>
</entry>
<entry>
<title>soc/tegra: fuse: Extract tegra_get_platform()</title>
<updated>2020-09-18T13:55:22Z</updated>
<author>
<name>Thierry Reding</name>
</author>
<published>2020-09-17T10:07:45Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=775edf7856d81fde852968212cd58fc9a3f8cd7d'/>
<id>urn:sha1:775edf7856d81fde852968212cd58fc9a3f8cd7d</id>
<content type='text'>
This function extracts the PRE_SI_PLATFORM field from the HIDREV
register and can be used to determine which platform the kernel runs on
(silicon, simulation, ...). Note that while only Tegra194 and later
define this field, it should be safe to call this on prior generations
as well since this field should read as 0, indicating silicon.

Reviewed-by: Jon Hunter &lt;jonathanh@nvidia.com&gt;
Signed-off-by: Thierry Reding &lt;treding@nvidia.com&gt;
</content>
</entry>
<entry>
<title>soc/tegra: fuse: Fix typo in APB MISC warning</title>
<updated>2020-07-17T13:47:35Z</updated>
<author>
<name>Thierry Reding</name>
</author>
<published>2020-07-17T13:41:42Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=eb8bb7abbb0b22238b844578970f14fa982fc2b0'/>
<id>urn:sha1:eb8bb7abbb0b22238b844578970f14fa982fc2b0</id>
<content type='text'>
The hardware block is called APB MISC, not ABP MISC, so fix the warning
to use the correct name.

Signed-off-by: Thierry Reding &lt;treding@nvidia.com&gt;
</content>
</entry>
<entry>
<title>soc/tegra: fuse: Update the SoC revision attribute to display a name</title>
<updated>2020-04-21T22:08:05Z</updated>
<author>
<name>Jon Hunter</name>
</author>
<published>2020-04-17T12:40:46Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=37558ac85c197a5ff776b7b2f53046877f2bd4ee'/>
<id>urn:sha1:37558ac85c197a5ff776b7b2f53046877f2bd4ee</id>
<content type='text'>
Currently the SoC revision attribute for Tegra devices displays the
value of the enum associated with a particular revision. This is not
very useful because to obtain the actual revision you need to
use the tegra_revision enumeration to translate the value.

It is more meaningful to display a name for the revision, such as
'A01', than the enumarated value and therefore, update the revision
attribute to display a name. This change does alter the ABI, which
is unfortunate, but this is more meaningful and maintable.

Signed-off-by: Jon Hunter &lt;jonathanh@nvidia.com&gt;
Signed-off-by: Thierry Reding &lt;treding@nvidia.com&gt;
</content>
</entry>
<entry>
<title>soc/tegra: fuse: Trivial clean-up of tegra_init_revision()</title>
<updated>2020-04-21T22:07:27Z</updated>
<author>
<name>Jon Hunter</name>
</author>
<published>2020-04-17T12:39:49Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=d08a4095abd8174e13c23c733584da9d0de556e7'/>
<id>urn:sha1:d08a4095abd8174e13c23c733584da9d0de556e7</id>
<content type='text'>
Clean-up the tegra_init_revision() function by removing the 'rev'
variable which is not needed and use the newly added helper function
tegra_get_minor_rev() to get the minor revision.

Signed-off-by: Jon Hunter &lt;jonathanh@nvidia.com&gt;
Signed-off-by: Thierry Reding &lt;treding@nvidia.com&gt;
</content>
</entry>
</feed>
