<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel.git/drivers/mmc/host/mtk-sd.c, branch linux-5.0.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.
</subtitle>
<id>https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-5.0.y</id>
<link rel='self' href='https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-5.0.y'/>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/'/>
<updated>2019-01-28T11:49:28Z</updated>
<entry>
<title>mmc: mediatek: fix incorrect register setting of hs400_cmd_int_delay</title>
<updated>2019-01-28T11:49:28Z</updated>
<author>
<name>Chaotian Jing</name>
</author>
<published>2019-01-23T12:05:25Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=3751e008da0df4384031bd66a516c0292f915605'/>
<id>urn:sha1:3751e008da0df4384031bd66a516c0292f915605</id>
<content type='text'>
to set cmd internal delay, need set PAD_TUNE register but not PAD_CMD_TUNE
register.

Signed-off-by: Chaotian Jing &lt;chaotian.jing@mediatek.com&gt;
Fixes: 1ede5cb88a29 ("mmc: mediatek: Use data tune for CMD line tune")
Cc: stable@vger.kernel.org # v4.12+
Signed-off-by: Ulf Hansson &lt;ulf.hansson@linaro.org&gt;
</content>
</entry>
<entry>
<title>mmc: mediatek: Add MMC_CAP_SDIO_IRQ support</title>
<updated>2018-12-19T09:16:15Z</updated>
<author>
<name>jjian zhou</name>
</author>
<published>2018-12-18T12:33:18Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=5215b2e952f3f94d74cac1a59494eb8ac647e216'/>
<id>urn:sha1:5215b2e952f3f94d74cac1a59494eb8ac647e216</id>
<content type='text'>
This patch enables support SDIO IRQs. It enables
MMC_CAP_SDIO_IRQ &amp; MMC_CAP2_SDIO_IRQ_NOTHREAD
and implement the -&gt;ack_sdio_irq callback.

Signed-off-by: Jjian Zhou &lt;jjian.zhou@mediatek.com&gt;
Signed-off-by: Chaotian Jing &lt;chaotian.jing@mediatek.com&gt;
Signed-off-by: Yong Mao &lt;yong.mao@mediatek.com&gt;
Signed-off-by: Ulf Hansson &lt;ulf.hansson@linaro.org&gt;
</content>
</entry>
<entry>
<title>mmc: mediatek: drop too much code of tuning method</title>
<updated>2018-10-15T13:00:29Z</updated>
<author>
<name>Chaotian Jing</name>
</author>
<published>2018-10-13T07:20:50Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=fd82cc3020a024fc97fbc0a5242c26d06bb5e203'/>
<id>urn:sha1:fd82cc3020a024fc97fbc0a5242c26d06bb5e203</id>
<content type='text'>
the tuning code is becoming more and more bloated, let's make the
set cmd/data delay to inline function to avoid too much redundant code.

Signed-off-by: Chaotian Jing &lt;chaotian.jing@mediatek.com&gt;
Signed-off-by: Ulf Hansson &lt;ulf.hansson@linaro.org&gt;
</content>
</entry>
<entry>
<title>mmc: mediatek: add MT8183 MMC driver support</title>
<updated>2018-10-15T13:00:29Z</updated>
<author>
<name>Chaotian Jing</name>
</author>
<published>2018-10-13T07:20:49Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=a2e6d1f6b30dc8f51456ace6132a243f77cde686'/>
<id>urn:sha1:a2e6d1f6b30dc8f51456ace6132a243f77cde686</id>
<content type='text'>
MT8183 puts the tune register at top layer, so need add new code
to support it.

Signed-off-by: Chaotian Jing &lt;chaotian.jing@mediatek.com&gt;
Signed-off-by: Ulf Hansson &lt;ulf.hansson@linaro.org&gt;
</content>
</entry>
<entry>
<title>mmc: mediatek: tune CMD/DATA together</title>
<updated>2018-10-15T13:00:29Z</updated>
<author>
<name>Chaotian Jing</name>
</author>
<published>2018-10-13T07:20:48Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=86601d0eac2de45f86a908e5b3591d86878e3143'/>
<id>urn:sha1:86601d0eac2de45f86a908e5b3591d86878e3143</id>
<content type='text'>
for MSDC IP which supports both data tune and async fifo, it can
tune cmd/data together. which can save the time and make the tune
result of CMD more stable as data line are 4bit or 8bit.

Signed-off-by: Chaotian Jing &lt;chaotian.jing@mediatek.com&gt;
Signed-off-by: Ulf Hansson &lt;ulf.hansson@linaro.org&gt;
</content>
</entry>
<entry>
<title>mmc: mediatek: fix cannot receive new request when msdc_cmd_is_ready fail</title>
<updated>2018-10-15T13:00:29Z</updated>
<author>
<name>Chaotian Jing</name>
</author>
<published>2018-10-13T07:20:47Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=f38a9774ddde9d79b3487dd888edd8b8623552af'/>
<id>urn:sha1:f38a9774ddde9d79b3487dd888edd8b8623552af</id>
<content type='text'>
when msdc_cmd_is_ready return fail, the req_timeout work has not been
inited and cancel_delayed_work() will return false, then, the request
return directly and never call mmc_request_done().

so need call mod_delayed_work() before msdc_cmd_is_ready()

Signed-off-by: Chaotian Jing &lt;chaotian.jing@mediatek.com&gt;
Signed-off-by: Ulf Hansson &lt;ulf.hansson@linaro.org&gt;
</content>
</entry>
<entry>
<title>mmc: mediatek: fill the actual clock for mmc debugfs</title>
<updated>2018-10-15T13:00:29Z</updated>
<author>
<name>Chaotian Jing</name>
</author>
<published>2018-10-13T07:20:46Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=56f6cbbed0463f1c78d602b17c315916cc1cd238'/>
<id>urn:sha1:56f6cbbed0463f1c78d602b17c315916cc1cd238</id>
<content type='text'>
as the mmc core layer has the mmc-&gt;actual_clock, so fill it
and drop msdc_host-&gt;sclk.

Signed-off-by: Chaotian Jing &lt;chaotian.jing@mediatek.com&gt;
Signed-off-by: Ulf Hansson &lt;ulf.hansson@linaro.org&gt;
</content>
</entry>
<entry>
<title>mmc: mediatek: add bus_clk control</title>
<updated>2018-10-08T10:53:24Z</updated>
<author>
<name>Chaotian Jing</name>
</author>
<published>2018-09-29T02:29:55Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=258bac4a61af9c4e7bc045ce2a17c9eb8c5fd9a5'/>
<id>urn:sha1:258bac4a61af9c4e7bc045ce2a17c9eb8c5fd9a5</id>
<content type='text'>
when gate MSDC0_HCLK, access register will hang, even the MSDC driver
will never accessing register after HCLK was gated, but for safety, need
gate the bus_clk(which used to access register) too.

Signed-off-by: Chaotian Jing &lt;chaotian.jing@mediatek.com&gt;
Signed-off-by: Ulf Hansson &lt;ulf.hansson@linaro.org&gt;
</content>
</entry>
<entry>
<title>mmc: mediatek: add 64G DRAM DMA support</title>
<updated>2018-05-02T13:08:51Z</updated>
<author>
<name>Chaotian Jing</name>
</author>
<published>2018-04-25T07:19:03Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=2a9bde19e04149a526f5d9e8dd37e81562b47ab2'/>
<id>urn:sha1:2a9bde19e04149a526f5d9e8dd37e81562b47ab2</id>
<content type='text'>
MT2712 MSDC supports 64G DRAM DMA access, it needs update
gpd/bd structure.

Signed-off-by: Chaotian Jing &lt;chaotian.jing@mediatek.com&gt;
Signed-off-by: Ulf Hansson &lt;ulf.hansson@linaro.org&gt;
</content>
</entry>
<entry>
<title>mmc: mediatek: use of_device_get_match_data()</title>
<updated>2018-05-02T13:08:48Z</updated>
<author>
<name>Ryder Lee</name>
</author>
<published>2018-04-16T02:33:47Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=909b345665158323b44e9c8b70234dea3067685d'/>
<id>urn:sha1:909b345665158323b44e9c8b70234dea3067685d</id>
<content type='text'>
The usage of of_device_get_match_data() reduce the code size a bit.

Also, the only way to call msdc_drv_probe() is to match an entry in
msdc_of_ids[], so of_id cannot be NULL.

Signed-off-by: Ryder Lee &lt;ryder.lee@mediatek.com&gt;
Signed-off-by: Ulf Hansson &lt;ulf.hansson@linaro.org&gt;
</content>
</entry>
</feed>
