<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel.git/drivers/memory/tegra/tegra210.c, branch linux-4.4.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.
</subtitle>
<id>https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-4.4.y</id>
<link rel='self' href='https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-4.4.y'/>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/'/>
<updated>2018-08-06T14:24:38Z</updated>
<entry>
<title>memory: tegra: Apply interrupts mask per SoC</title>
<updated>2018-08-06T14:24:38Z</updated>
<author>
<name>Dmitry Osipenko</name>
</author>
<published>2018-04-09T19:28:29Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=e55c920c902705ac7e8d4ee565192fbb3dd251ae'/>
<id>urn:sha1:e55c920c902705ac7e8d4ee565192fbb3dd251ae</id>
<content type='text'>
[ Upstream commit 1c74d5c0de0c2cc29fef97a19251da2ad6f579bd ]

Currently we are enabling handling of interrupts specific to Tegra124+
which happen to overlap with previous generations. Let's specify
interrupts mask per SoC generation for consistency and in a preparation
of squashing of Tegra20 driver into the common one that will enable
handling of GART faults which may be undesirable by newer generations.

Signed-off-by: Dmitry Osipenko &lt;digetx@gmail.com&gt;
Signed-off-by: Thierry Reding &lt;treding@nvidia.com&gt;
Signed-off-by: Sasha Levin &lt;alexander.levin@microsoft.com&gt;
Signed-off-by: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;
</content>
</entry>
<entry>
<title>memory: tegra: Add Tegra210 support</title>
<updated>2015-08-13T14:07:52Z</updated>
<author>
<name>Thierry Reding</name>
</author>
<published>2015-03-23T09:45:12Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=588c43a7bd5a53ae523b318e1db16bdd59963a3c'/>
<id>urn:sha1:588c43a7bd5a53ae523b318e1db16bdd59963a3c</id>
<content type='text'>
Add the table of memory clients and SWGROUPs for Tegra210 to enable SMMU
support for this new SoC.

Signed-off-by: Thierry Reding &lt;treding@nvidia.com&gt;
</content>
</entry>
</feed>
