<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel.git/drivers/gpu/drm/amd/amdgpu/amdgpu_ras_eeprom.c, branch linux-6.14.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.
</subtitle>
<id>https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-6.14.y</id>
<link rel='self' href='https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-6.14.y'/>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/'/>
<updated>2025-05-29T09:12:52Z</updated>
<entry>
<title>drm/amdgpu: increase RAS bad page threshold</title>
<updated>2025-05-29T09:12:52Z</updated>
<author>
<name>Tao Zhou</name>
</author>
<published>2025-03-06T03:36:49Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=c646a3be763eaf7ff35f3b7bfce67be5ea339cb9'/>
<id>urn:sha1:c646a3be763eaf7ff35f3b7bfce67be5ea339cb9</id>
<content type='text'>
[ Upstream commit 334dc5fcc3f177823115ec4e075259997c16d4a7 ]

For default policy, driver will issue an RMA event when the number of
bad pages is greater than 8 physical rows, rather than reaches 8
physical rows, don't rely on threshold configurable parameters in
default mode.

Signed-off-by: Tao Zhou &lt;tao.zhou1@amd.com&gt;
Reviewed-by: Hawking Zhang &lt;Hawking.Zhang@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Signed-off-by: Sasha Levin &lt;sashal@kernel.org&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: simplify return statement in amdgpu_ras_eeprom_init</title>
<updated>2024-12-18T17:16:05Z</updated>
<author>
<name>Dheeraj Reddy Jonnalagadda</name>
</author>
<published>2024-12-12T10:56:24Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=69b54d7c7c9435462322e451207a0de9b3409751'/>
<id>urn:sha1:69b54d7c7c9435462322e451207a0de9b3409751</id>
<content type='text'>
Remove the logically dead code in the last return statement of
amdgpu_ras_eeprom_init. The condition res &lt; 0 is redundant since
res is already checked for a negative value earlier. Replace
return res &lt; 0 ? res : 0; with return 0 to improve clarity.

Fixes: 63d4c081a556 ("drm/amdgpu: Optimize EEPROM RAS table I/O")
Closes: https://scan7.scan.coverity.com/#/project-view/52337/11354?selectedIssue=1602413
Signed-off-by: Dheeraj Reddy Jonnalagadda &lt;dheeraj.linuxdev@gmail.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: correct the calculation of RAS bad page</title>
<updated>2024-12-10T15:26:51Z</updated>
<author>
<name>Tao Zhou</name>
</author>
<published>2024-11-29T08:52:41Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=ae756cd8536923841b45340f7ee369272c9bf105'/>
<id>urn:sha1:ae756cd8536923841b45340f7ee369272c9bf105</id>
<content type='text'>
After the introduction of NPS RAS, one bad page record on eeprom may be
related to 1 or 16 bad pages, so the bad page record and bad page are
two different concepts, define a new variable to store bad page number.

Signed-off-by: Tao Zhou &lt;tao.zhou1@amd.com&gt;
Reviewed-by: Hawking Zhang &lt;Hawking.Zhang@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: split ras_eeprom_init into init and check functions</title>
<updated>2024-12-10T15:26:51Z</updated>
<author>
<name>Tao Zhou</name>
</author>
<published>2024-11-28T10:30:36Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=1f06e7f344c4ac66184ee6bb49d83b8c413306ca'/>
<id>urn:sha1:1f06e7f344c4ac66184ee6bb49d83b8c413306ca</id>
<content type='text'>
Init function is for ras table header read and check function is
responsible for the validation of the header. Call them in different
stages.

Signed-off-by: Tao Zhou &lt;tao.zhou1@amd.com&gt;
Reviewed-by: Hawking Zhang &lt;Hawking.Zhang@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: return error when eeprom checksum failed</title>
<updated>2024-12-10T15:26:50Z</updated>
<author>
<name>Jinzhou Su</name>
</author>
<published>2024-12-02T03:14:40Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=9db3aed8ea22415706db76c2857fe88c37357f8d'/>
<id>urn:sha1:9db3aed8ea22415706db76c2857fe88c37357f8d</id>
<content type='text'>
Return eeprom table checksum error result, otherwise
it might be overwritten by next call.

V2: replace DRM_ERROR with dev_err

Signed-off-by: Jinzhou Su &lt;jinzhou.su@amd.com&gt;
Reviewed-by: Hawking Zhang &lt;Hawking.Zhang@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: add a flag to indicate UMC channel index version</title>
<updated>2024-12-10T15:26:46Z</updated>
<author>
<name>Tao Zhou</name>
</author>
<published>2024-10-30T06:17:49Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=2206daa1f9182a08aea92213dc2bcb387173dab1'/>
<id>urn:sha1:2206daa1f9182a08aea92213dc2bcb387173dab1</id>
<content type='text'>
v1 (legacy way): store channel index within a UMC instance in eeprom
v2: store global channel index in eeprom

V2: only save the flag on eeprom, clear it after saving.

Signed-off-by: Tao Zhou &lt;tao.zhou1@amd.com&gt;
Reviewed-by: Hawking Zhang &lt;Hawking.Zhang@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: Fix a typo</title>
<updated>2024-09-18T20:14:26Z</updated>
<author>
<name>Andrew Kreimer</name>
</author>
<published>2024-09-09T22:41:05Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=c400ec6990fb04a2ec9929b253dafa7e77c7f555'/>
<id>urn:sha1:c400ec6990fb04a2ec9929b253dafa7e77c7f555</id>
<content type='text'>
Fix a typo in comments.

Reported-by: Matthew Wilcox &lt;willy@infradead.org&gt;
Signed-off-by: Andrew Kreimer &lt;algonell@gmail.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: Fix eeprom max record count</title>
<updated>2024-07-24T21:30:23Z</updated>
<author>
<name>Stanley.Yang</name>
</author>
<published>2024-07-18T02:58:04Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=1a8825259a9ccc53faddcdec24cf94e0a36b32cc'/>
<id>urn:sha1:1a8825259a9ccc53faddcdec24cf94e0a36b32cc</id>
<content type='text'>
The eeprom table is empty before initializing,
set eeprom table version first before initializing.

Changed from V1:
	Reuse amdgpu_ras_set_eeprom_table_version function

Signed-off-by: Stanley.Yang &lt;Stanley.Yang@amd.com&gt;
Reviewed-by: Hawking Zhang &lt;Hawking.Zhang@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
(cherry picked from commit 015b8a2fdf39a4c288ff24e7b715b8d9198e56dc)
</content>
</entry>
<entry>
<title>drm/amdgpu: add RAS is_rma flag</title>
<updated>2024-06-05T15:25:14Z</updated>
<author>
<name>Tao Zhou</name>
</author>
<published>2024-05-23T03:23:20Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=b95fa494d6b74c30eeb4a50481aa1041c631754e'/>
<id>urn:sha1:b95fa494d6b74c30eeb4a50481aa1041c631754e</id>
<content type='text'>
Set the flag to true if bad page number reaches threshold.

Signed-off-by: Tao Zhou &lt;tao.zhou1@amd.com&gt;
Reviewed-by: Hawking Zhang &lt;Hawking.Zhang@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: Add smu v13_0_14 ip block</title>
<updated>2024-05-02T19:49:11Z</updated>
<author>
<name>Hawking Zhang</name>
</author>
<published>2024-04-30T16:12:34Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=a6bcffa596770b0c54b3ddccbc115bdab4df08e9'/>
<id>urn:sha1:a6bcffa596770b0c54b3ddccbc115bdab4df08e9</id>
<content type='text'>
Add smu v13_0_14 ip block support

Signed-off-by: Hawking Zhang &lt;Hawking.Zhang@amd.com&gt;
Reviewed-by: Le Ma &lt;Le.Ma@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
</feed>
