<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel.git/drivers/clk/ingenic, branch linux-4.16.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.
</subtitle>
<id>https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-4.16.y</id>
<link rel='self' href='https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-4.16.y'/>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/'/>
<updated>2018-01-18T22:05:55Z</updated>
<entry>
<title>clk: Add Ingenic jz4770 CGU driver</title>
<updated>2018-01-18T22:05:55Z</updated>
<author>
<name>Paul Cercueil</name>
</author>
<published>2018-01-16T15:47:56Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=7a01c19007ad3c7de15d6d8d712e01f40eeed55a'/>
<id>urn:sha1:7a01c19007ad3c7de15d6d8d712e01f40eeed55a</id>
<content type='text'>
Add support for the clocks provided by the CGU in the Ingenic JZ4770
SoC.

Signed-off-by: Paul Cercueil &lt;paul@crapouillou.net&gt;
Signed-off-by: Maarten ter Huurne &lt;maarten@treewalker.org&gt;
Acked-by: Stephen Boyd &lt;sboyd@codeaurora.org&gt;
Cc: Ralf Baechle &lt;ralf@linux-mips.org&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/18482/
Signed-off-by: James Hogan &lt;jhogan@kernel.org&gt;
</content>
</entry>
<entry>
<title>clk: ingenic: Add code to enable/disable PLLs</title>
<updated>2018-01-18T22:05:29Z</updated>
<author>
<name>Paul Cercueil</name>
</author>
<published>2018-01-16T15:47:54Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=ab27eb4bc3650f34bbf0b371047ce3bfd19aebe9'/>
<id>urn:sha1:ab27eb4bc3650f34bbf0b371047ce3bfd19aebe9</id>
<content type='text'>
This commit permits the PLLs to be dynamically enabled and disabled when
their children clocks are enabled and disabled.

Signed-off-by: Paul Cercueil &lt;paul@crapouillou.net&gt;
Acked-by: Stephen Boyd &lt;sboyd@codeaurora.org&gt;
Cc: Ralf Baechle &lt;ralf@linux-mips.org&gt;
Cc: Maarten ter Huurne &lt;maarten@treewalker.org&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/18480/
Signed-off-by: James Hogan &lt;jhogan@kernel.org&gt;
</content>
</entry>
<entry>
<title>clk: ingenic: support PLLs with no bypass bit</title>
<updated>2018-01-18T22:05:13Z</updated>
<author>
<name>Paul Cercueil</name>
</author>
<published>2018-01-16T15:47:53Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=268db077ac47d3b5d8e3a768bf9dc5cb32ce6074'/>
<id>urn:sha1:268db077ac47d3b5d8e3a768bf9dc5cb32ce6074</id>
<content type='text'>
The second PLL of the JZ4770 does not have a bypass bit.
This commit makes it possible to support it with the current common CGU
code.

Signed-off-by: Paul Cercueil &lt;paul@crapouillou.net&gt;
Acked-by: Stephen Boyd &lt;sboyd@codeaurora.org&gt;
Cc: Ralf Baechle &lt;ralf@linux-mips.org&gt;
Cc: Maarten ter Huurne &lt;maarten@treewalker.org&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/18479/
Signed-off-by: James Hogan &lt;jhogan@kernel.org&gt;
</content>
</entry>
<entry>
<title>clk: ingenic: Fix recalc_rate for clocks with fixed divider</title>
<updated>2018-01-18T22:04:56Z</updated>
<author>
<name>Paul Cercueil</name>
</author>
<published>2018-01-16T15:47:52Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=e6cfa64375d34a6c8c1861868a381013b2d3b921'/>
<id>urn:sha1:e6cfa64375d34a6c8c1861868a381013b2d3b921</id>
<content type='text'>
Previously, the clocks with a fixed divider would report their rate
as being the same as the one of their parent, independently of the
divider in use. This commit fixes this behaviour.

This went unnoticed as neither the jz4740 nor the jz4780 CGU code
have clocks with fixed dividers yet.

Signed-off-by: Paul Cercueil &lt;paul@crapouillou.net&gt;
Acked-by: Stephen Boyd &lt;sboyd@codeaurora.org&gt;
Cc: Ralf Baechle &lt;ralf@linux-mips.org&gt;
Cc: Maarten ter Huurne &lt;maarten@treewalker.org&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/18477/
Signed-off-by: James Hogan &lt;jhogan@kernel.org&gt;
</content>
</entry>
<entry>
<title>clk: ingenic: Use const pointer to clk_ops in struct</title>
<updated>2018-01-18T22:04:36Z</updated>
<author>
<name>Paul Cercueil</name>
</author>
<published>2018-01-16T15:47:51Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=ee1f9df26972fd736e0b2f52ad19935046bbc189'/>
<id>urn:sha1:ee1f9df26972fd736e0b2f52ad19935046bbc189</id>
<content type='text'>
The CGU common code does not modify the pointed clk_ops structure, so it
should be marked as const.

Signed-off-by: Paul Cercueil &lt;paul@crapouillou.net&gt;
Acked-by: Stephen Boyd &lt;sboyd@codeaurora.org&gt;
Cc: Ralf Baechle &lt;ralf@linux-mips.org&gt;
Cc: Maarten ter Huurne &lt;maarten@treewalker.org&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/18476/
Signed-off-by: James Hogan &lt;jhogan@kernel.org&gt;
</content>
</entry>
<entry>
<title>Update MIPS email addresses</title>
<updated>2017-11-03T16:02:30Z</updated>
<author>
<name>Paul Burton</name>
</author>
<published>2017-10-26T00:04:33Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=fb615d61b5583db92e3793709b97e35dc9499c2a'/>
<id>urn:sha1:fb615d61b5583db92e3793709b97e35dc9499c2a</id>
<content type='text'>
MIPS will soon not be a part of Imagination Technologies, and as such
many @imgtec.com email addresses will no longer be valid. This patch
updates the addresses for those who:

 - Have 10 or more patches in mainline authored using an @imgtec.com
   email address, or any patches dated within the past year.

 - Are still with Imagination but leaving as part of the MIPS business
   unit, as determined from an internal email address list.

 - Haven't already updated their email address (ie. JamesH) or expressed
   a desire to be excluded (ie. Maciej).

 - Acked v2 or earlier of this patch, which leaves Deng-Cheng, Matt &amp;
   myself.

New addresses are of the form firstname.lastname@mips.com, and all
verified against an internal email address list.  An entry is added to
.mailmap for each person such that get_maintainer.pl will report the new
addresses rather than @imgtec.com addresses which will soon be dead.

Instances of the affected addresses throughout the tree are then
mechanically replaced with the new @mips.com address.

Signed-off-by: Paul Burton &lt;paul.burton@mips.com&gt;
Cc: Deng-Cheng Zhu &lt;dengcheng.zhu@imgtec.com&gt;
Cc: Deng-Cheng Zhu &lt;dengcheng.zhu@mips.com&gt;
Acked-by: Dengcheng Zhu &lt;dengcheng.zhu@mips.com&gt;
Cc: Matt Redfearn &lt;matt.redfearn@imgtec.com&gt;
Cc: Matt Redfearn &lt;matt.redfearn@mips.com&gt;
Acked-by: Matt Redfearn &lt;matt.redfearn@mips.com&gt;
Cc: Andrew Morton &lt;akpm@linux-foundation.org&gt;
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Cc: trivial@kernel.org
Signed-off-by: Linus Torvalds &lt;torvalds@linux-foundation.org&gt;
</content>
</entry>
<entry>
<title>clk: ingenic: Allow divider value to be divided</title>
<updated>2016-05-12T21:48:25Z</updated>
<author>
<name>Harvey Hunt</name>
</author>
<published>2016-05-09T16:29:52Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=4afe2d1a6ed5cba794aeeaa816e7c97a45167b01'/>
<id>urn:sha1:4afe2d1a6ed5cba794aeeaa816e7c97a45167b01</id>
<content type='text'>
The JZ4780's MSC clock divider registers multiply the clock divider by 2.
This means that MMC devices run at half their expected speed. Add the
ability to divide the clock divider in order to solve this.

Signed-off-by: Harvey Hunt &lt;harvey.hunt@imgtec.com&gt;
Cc: Paul Burton &lt;paul.burton@imgtec.com&gt;
Cc: Ralf Baechle &lt;ralf@linux-mips.org&gt;
Cc: linux-clk@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Signed-off-by: Stephen Boyd &lt;sboyd@codeaurora.org&gt;
</content>
</entry>
<entry>
<title>clk: ingenic: Include clk.h</title>
<updated>2015-07-20T18:11:36Z</updated>
<author>
<name>Stephen Boyd</name>
</author>
<published>2015-05-01T23:09:33Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=e2a657090a0b7f804f3b9f1a7735e79c62baa636'/>
<id>urn:sha1:e2a657090a0b7f804f3b9f1a7735e79c62baa636</id>
<content type='text'>
This clock provider uses the consumer API, so include clk.h
explicitly.

Cc: Paul Burton &lt;paul.burton@imgtec.com&gt;
Cc: Paul Cercueil &lt;paul@crapouillou.net&gt;
Cc: Ralf Baechle &lt;ralf@linux-mips.org&gt;
Signed-off-by: Stephen Boyd &lt;sboyd@codeaurora.org&gt;
</content>
</entry>
<entry>
<title>clk: ingenic: add JZ4780 CGU support</title>
<updated>2015-06-21T19:53:20Z</updated>
<author>
<name>Paul Burton</name>
</author>
<published>2015-05-24T15:11:40Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=29136ad58164cbd7114412c0b4cfb3acd4559044'/>
<id>urn:sha1:29136ad58164cbd7114412c0b4cfb3acd4559044</id>
<content type='text'>
Add support for the clocks provided by the CGU in the Ingenic JZ4780
SoC, making use of the SoC-agnostic CGU code to do the heavy lifting.

Signed-off-by: Paul Burton &lt;paul.burton@imgtec.com&gt;
Co-authored-by: Paul Cercueil &lt;paul@crapouillou.net&gt;
Cc: Lars-Peter Clausen &lt;lars@metafoo.de&gt;
Cc: Mike Turquette &lt;mturquette@linaro.org&gt;
Cc: Stephen Boyd &lt;sboyd@codeaurora.org&gt;
Cc: linux-clk@vger.kernel.org
Cc: linux-mips@linux-mips.org
Cc: linux-kernel@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/10157/
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS, clk: move jz4740 clock suspend, resume functions to jz4740-cgu</title>
<updated>2015-06-21T19:53:19Z</updated>
<author>
<name>Paul Burton</name>
</author>
<published>2015-05-24T15:11:39Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=50d893ff7218e2298d91c0a637845d195d72ebcc'/>
<id>urn:sha1:50d893ff7218e2298d91c0a637845d195d72ebcc</id>
<content type='text'>
The jz4740-cgu driver already has access to the CGU, so it makes sense
to move the few remaining accesses to the CGU from arch/mips/jz4740
there too. Move the jz4740_clock_{suspend,resume} functions there for
such consistency. The arch/mips/jz4740/clock.c file now contains nothing
more of use &amp; so is removed.

Signed-off-by: Paul Burton &lt;paul.burton@imgtec.com&gt;
Cc: Lars-Peter Clausen &lt;lars@metafoo.de&gt;
Cc: Mike Turquette &lt;mturquette@linaro.org&gt;
Cc: Stephen Boyd &lt;sboyd@codeaurora.org&gt;
Cc: linux-clk@vger.kernel.org
Cc: linux-mips@linux-mips.org
Cc: Deng-Cheng Zhu &lt;dengcheng.zhu@imgtec.com&gt;
Cc: linux-kernel@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/10158/
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
</feed>
