<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel.git/arch/x86_64/kernel/setup.c, branch linux-2.6.19.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.
</subtitle>
<id>https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-2.6.19.y</id>
<link rel='self' href='https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-2.6.19.y'/>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/'/>
<updated>2007-01-10T19:05:17Z</updated>
<entry>
<title>[PATCH] x86-64: Mark rdtsc as sync only for netburst, not for core2</title>
<updated>2007-01-10T19:05:17Z</updated>
<author>
<name>Arjan van de Ven</name>
</author>
<published>2006-12-11T20:45:01Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=33e57a8e59504540ad5a6070dd1b70493cc68024'/>
<id>urn:sha1:33e57a8e59504540ad5a6070dd1b70493cc68024</id>
<content type='text'>
On the Core2 cpus, the rdtsc instruction is not serializing (as defined
in the architecture reference since rdtsc exists) and due to the deep
speculation of these cores, it's possible that you can observe time go
backwards between cores due to this speculation. Since the kernel
already deals with this with the SYNC_RDTSC flag, the solution is
simple, only assume that the instruction is serializing on family 15...

The price one pays for this is a slightly slower gettimeofday (by a
dozen or two cycles), but that increase is quite small to pay for a
really-going-forward tsc counter.

Signed-off-by: Arjan van de Ven &lt;arjan@linux.intel.com&gt;
Signed-off-by: Andi Kleen &lt;ak@suse.de&gt;
Signed-off-by: Chris Wright &lt;chrisw@sous-sol.org&gt;
</content>
</entry>
<entry>
<title>[PATCH] Use ARRAY_SIZE in setup.c</title>
<updated>2006-09-29T23:47:55Z</updated>
<author>
<name>Andi Kleen</name>
</author>
<published>2006-09-29T23:47:55Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=9d0ef4fd61693acd3741ab7ee544246cda1f8738'/>
<id>urn:sha1:9d0ef4fd61693acd3741ab7ee544246cda1f8738</id>
<content type='text'>
Based on i386 patch from Bjorn.

Signed-off-by: Andi Kleen &lt;ak@suse.de&gt;
</content>
</entry>
<entry>
<title>[PATCH] Have x86_64 use add_active_range() and free_area_init_nodes</title>
<updated>2006-09-27T15:26:11Z</updated>
<author>
<name>Mel Gorman</name>
</author>
<published>2006-09-27T08:49:52Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=5cb248abf5ab65ab543b2d5fc16c738b28031fc0'/>
<id>urn:sha1:5cb248abf5ab65ab543b2d5fc16c738b28031fc0</id>
<content type='text'>
Size zones and holes in an architecture independent manner for x86_64.

Signed-off-by: Mel Gorman &lt;mel@csn.ul.ie&gt;
Cc: Dave Hansen &lt;haveblue@us.ibm.com&gt;
Cc: Andy Whitcroft &lt;apw@shadowen.org&gt;
Cc: Andi Kleen &lt;ak@muc.de&gt;
Cc: Benjamin Herrenschmidt &lt;benh@kernel.crashing.org&gt;
Cc: Paul Mackerras &lt;paulus@samba.org&gt;
Cc: "Keith Mannthey" &lt;kmannth@gmail.com&gt;
Cc: "Luck, Tony" &lt;tony.luck@intel.com&gt;
Cc: KAMEZAWA Hiroyuki &lt;kamezawa.hiroyu@jp.fujitsu.com&gt;
Cc: Yasunori Goto &lt;y-goto@jp.fujitsu.com&gt;
Signed-off-by: Andrew Morton &lt;akpm@osdl.org&gt;
Signed-off-by: Linus Torvalds &lt;torvalds@osdl.org&gt;
</content>
</entry>
<entry>
<title>Merge branch 'for-linus' of git://one.firstfloor.org/home/andi/git/linux-2.6</title>
<updated>2006-09-26T20:07:55Z</updated>
<author>
<name>Linus Torvalds</name>
</author>
<published>2006-09-26T20:07:55Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=b278240839e20fa9384ea430df463b367b90e04e'/>
<id>urn:sha1:b278240839e20fa9384ea430df463b367b90e04e</id>
<content type='text'>
* 'for-linus' of git://one.firstfloor.org/home/andi/git/linux-2.6: (225 commits)
  [PATCH] Don't set calgary iommu as default y
  [PATCH] i386/x86-64: New Intel feature flags
  [PATCH] x86: Add a cumulative thermal throttle event counter.
  [PATCH] i386: Make the jiffies compares use the 64bit safe macros.
  [PATCH] x86: Refactor thermal throttle processing
  [PATCH] Add 64bit jiffies compares (for use with get_jiffies_64)
  [PATCH] Fix unwinder warning in traps.c
  [PATCH] x86: Allow disabling early pci scans with pci=noearly or disallowing conf1
  [PATCH] x86: Move direct PCI scanning functions out of line
  [PATCH] i386/x86-64: Make all early PCI scans dependent on CONFIG_PCI
  [PATCH] Don't leak NT bit into next task
  [PATCH] i386/x86-64: Work around gcc bug with noreturn functions in unwinder
  [PATCH] Fix some broken white space in ia32_signal.c
  [PATCH] Initialize argument registers for 32bit signal handlers.
  [PATCH] Remove all traces of signal number conversion
  [PATCH] Don't synchronize time reading on single core AMD systems
  [PATCH] Remove outdated comment in x86-64 mmconfig code
  [PATCH] Use string instructions for Core2 copy/clear
  [PATCH] x86: - restore i8259A eoi status on resume
  [PATCH] i386: Split multi-line printk in oops output.
  ...
</content>
</entry>
<entry>
<title>[PATCH] Make swsusp avoid memory holes and reserved memory regions on x86_64</title>
<updated>2006-09-26T15:48:58Z</updated>
<author>
<name>Rafael J. Wysocki</name>
</author>
<published>2006-09-26T06:32:46Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=e8eff5ac294e12531c4195e0c15a222d3c9015e5'/>
<id>urn:sha1:e8eff5ac294e12531c4195e0c15a222d3c9015e5</id>
<content type='text'>
On x86_64 machines with more than 2 GB of RAM there are large memory gaps
(with no corresponding kernel virtual addresses) and reserved memory
regions between areas of usable physical RAM.  Moreover, if CONFIG_FLATMEM
is set, they appear within the normal zone.  swsusp should not try to save
them, so the corresponding page structs have to be marked as 'nosave'.

Signed-off-by: Rafael J. Wysocki &lt;rjw@sisk.pl&gt;
Cc: Mel Gorman &lt;mel@csn.ul.ie&gt;
Acked-by: Pavel Machek &lt;pavel@ucw.cz&gt;
Signed-off-by: Andrew Morton &lt;akpm@osdl.org&gt;
Signed-off-by: Linus Torvalds &lt;torvalds@osdl.org&gt;
</content>
</entry>
<entry>
<title>[PATCH] i386/x86-64: New Intel feature flags</title>
<updated>2006-09-26T08:52:42Z</updated>
<author>
<name>Dave Jones</name>
</author>
<published>2006-09-26T08:52:42Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=dcf10307c3fff2bca4b104ad8fe4e3aa8dcb2ad1'/>
<id>urn:sha1:dcf10307c3fff2bca4b104ad8fe4e3aa8dcb2ad1</id>
<content type='text'>
Add supplemental SSE3 instructions flag, and Direct Cache Access flag.
As described in "Intel Processor idenfication and the CPUID instruction
AP485 Sept 2006"

AK: also added for x86-64

Signed-off-by: Dave Jones &lt;davej@redhat.com&gt;
Signed-off-by: Andi Kleen &lt;ak@suse.de&gt;
</content>
</entry>
<entry>
<title>[PATCH] i386/x86-64: Make all early PCI scans dependent on CONFIG_PCI</title>
<updated>2006-09-26T08:52:41Z</updated>
<author>
<name>Andi Kleen</name>
</author>
<published>2006-09-26T08:52:41Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=f157cbb1eb9ce3f33a401ec6d20eb3eb852351a3'/>
<id>urn:sha1:f157cbb1eb9ce3f33a401ec6d20eb3eb852351a3</id>
<content type='text'>
This is useful on systems with broken PCI bus. Affects various
scans in x86-64 and i386's early ACPI quirk scan.

Cc: gregkh@suse.de
Cc: len.brown@intel.com
Cc: Trammell Hudson &lt;hudson@osresearch.net&gt;

Signed-off-by: Andi Kleen &lt;ak@suse.de&gt;
</content>
</entry>
<entry>
<title>[PATCH] Don't synchronize time reading on single core AMD systems</title>
<updated>2006-09-26T08:52:41Z</updated>
<author>
<name>Andi Kleen</name>
</author>
<published>2006-09-26T08:52:41Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=2049336f60d297c85ac977245b9326ec00396114'/>
<id>urn:sha1:2049336f60d297c85ac977245b9326ec00396114</id>
<content type='text'>
We do some additional CPU synchronization in gettimeofday et.al. to make
sure the time stamps are always monotonic over multiple CPUs. But on
single core systems that is not needed. So don't do it.

Signed-off-by: Andi Kleen &lt;ak@suse.de&gt;
</content>
</entry>
<entry>
<title>[PATCH] Use string instructions for Core2 copy/clear</title>
<updated>2006-09-26T08:52:41Z</updated>
<author>
<name>Andi Kleen</name>
</author>
<published>2006-09-26T08:52:41Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=27fbe5b28a2ffef171c6005f304ea4f80fcdcc01'/>
<id>urn:sha1:27fbe5b28a2ffef171c6005f304ea4f80fcdcc01</id>
<content type='text'>
It is faster than using a unrolled loop for the use cases the kernel
cares about (cached, sizes typically &lt; 4K)

Signed-off-by: Andi Kleen &lt;ak@suse.de&gt;
</content>
</entry>
<entry>
<title>[PATCH] mark init_amd() as __cpuinit</title>
<updated>2006-09-26T08:52:36Z</updated>
<author>
<name>Magnus Damm</name>
</author>
<published>2006-09-26T08:52:36Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=ed77504b2007ff7ce56841227467ac3ead52df62'/>
<id>urn:sha1:ed77504b2007ff7ce56841227467ac3ead52df62</id>
<content type='text'>
The init_amd() function is only called from identify_cpu() which is already
marked as __cpuinit. So let's mark it as __cpuinit.

Signed-off-by: Magnus Damm &lt;magnus@valinux.co.jp&gt;
Signed-off-by: Andi Kleen &lt;ak@suse.de&gt;
</content>
</entry>
</feed>
