<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel.git/arch/mips/configs/generic, branch linux-5.3.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.
</subtitle>
<id>https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-5.3.y</id>
<link rel='self' href='https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-5.3.y'/>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/'/>
<updated>2019-05-05T09:54:11Z</updated>
<entry>
<title>Merge tag 'nand/for-5.2' of git://git.kernel.org/pub/scm/linux/kernel/git/mtd/linux into mtd/next</title>
<updated>2019-05-05T09:54:11Z</updated>
<author>
<name>Richard Weinberger</name>
</author>
<published>2019-05-05T09:54:11Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=1c7cbd634763a0f0727d425c38486f0a3a9339a7'/>
<id>urn:sha1:1c7cbd634763a0f0727d425c38486f0a3a9339a7</id>
<content type='text'>
NAND core changes:
- Support having the bad block markers in either the first, second or
  last page of a block. The combination of all three location is now
  possible.
- Constification of NAND_OP_PARSER(_PATTERN) elements.
- Generic NAND DT bindings changed to yaml format (can be used to
  check the proposed bindings. First platform to be fully supported:
  sunxi.
- Stopped using several legacy hooks.
- Preparation to use the generic NAND layer with the addition of
  several helpers and the removal of the struct nand_chip from generic
  functions.
- Kconfig cleanup to prepare the introduction of external ECC engines
  support.
- Fallthrough comments.
- Introduction of the SPI-mem dirmap API for SPI-NAND devices.

Raw NAND controller drivers changes:
- nandsim:
  * Switch to -&gt;exec-op().
- meson:
  * Misc cleanups and fixes.
  * New OOB layout.
- Sunxi:
  * A23/A33 NAND DMA support.
- Ingenic:
  * Full reorganization and cleanup.
  * Clear separation between NAND controller and ECC engine.
  * Support JZ4740 an JZ4725B.
- Denali:
  * Clear controller/chip separation.
  * -&gt;exec_op() migration.
  * Various cleanups.
- fsl_elbc:
  * Enable software ECC support.
- Atmel:
  * Sam9x60 support.
- GPMI:
  * Introduce the GPMI_IS_MXS() macro.
- Various trivial/spelling/coding style fixes.
</content>
</entry>
<entry>
<title>mtd: rawnand: Clarify Kconfig entry MTD_NAND</title>
<updated>2019-04-18T06:54:00Z</updated>
<author>
<name>Miquel Raynal</name>
</author>
<published>2019-02-06T15:47:44Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=72c5af00272339af6bbed6fe7275cd731f57be2d'/>
<id>urn:sha1:72c5af00272339af6bbed6fe7275cd731f57be2d</id>
<content type='text'>
MTD_NAND is large and encloses much more than what the symbol is
actually used for: raw NAND. Clarify the symbol by naming it
MTD_RAW_NAND instead.

Signed-off-by: Miquel Raynal &lt;miquel.raynal@bootlin.com&gt;
</content>
</entry>
<entry>
<title>mtd: nand: Clarify Kconfig entry for software Hamming ECC entries</title>
<updated>2019-04-18T06:54:00Z</updated>
<author>
<name>Miquel Raynal</name>
</author>
<published>2019-02-08T07:48:37Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=9bb94643b94115990ffec18c8129f1ab970765c1'/>
<id>urn:sha1:9bb94643b94115990ffec18c8129f1ab970765c1</id>
<content type='text'>
The software Hamming ECC correction implementation is referred as
MTD_NAND_ECC which is too generic. Rename it
MTD_NAND_ECC_SW_HAMMING. Also rename MTD_NAND_ECC_SMC which is an
SMC quirk in the Hamming implementation as
MTD_NAND_ECC_SW_HAMMING_SMC.

Signed-off-by: Miquel Raynal &lt;miquel.raynal@bootlin.com&gt;
</content>
</entry>
<entry>
<title>mtd: nand: Clarify Kconfig entry for software BCH ECC algorithm</title>
<updated>2019-04-18T06:54:00Z</updated>
<author>
<name>Miquel Raynal</name>
</author>
<published>2019-02-06T14:12:27Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=714c068228d3275da6d36f29e544f7e5ae648849'/>
<id>urn:sha1:714c068228d3275da6d36f29e544f7e5ae648849</id>
<content type='text'>
There is no point in having two distinct entries, merge them and
rename the symbol for more clarity: MTD_NAND_ECC_SW_BCH

Signed-off-by: Miquel Raynal &lt;miquel.raynal@bootlin.com&gt;
</content>
</entry>
<entry>
<title>MIPS: generic: Add switchdev, pinctrl and fit to ocelot_defconfig</title>
<updated>2019-04-04T18:14:45Z</updated>
<author>
<name>Horatiu Vultur</name>
</author>
<published>2019-04-04T08:25:28Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=6e3572e83dc3563e3b7e742bcb225b42a60cdaeb'/>
<id>urn:sha1:6e3572e83dc3563e3b7e742bcb225b42a60cdaeb</id>
<content type='text'>
Some of the configuration were not selected by default anymore, therefore
enable them again. Also remove some configs which are used for MSCC Ocelot.

Signed-off-by: Horatiu Vultur &lt;horatiu.vultur@microchip.com&gt;
Signed-off-by: Paul Burton &lt;paul.burton@mips.com&gt;
Cc: &lt;alexandre.belloni@bootlin.com&gt;
Cc: &lt;UNGLinuxDriver@microchip.com&gt;
Cc: &lt;ralf@linux-mips.org&gt;
Cc: &lt;jhogan@kernel.org&gt;
Cc: &lt;linux-mips@vger.kernel.org&gt;
Cc: &lt;linux-kernel@vger.kernel.org&gt;
</content>
</entry>
<entry>
<title>MIPS: generic: Add Network, SPI and I2C to ocelot_defconfig</title>
<updated>2018-10-16T06:11:15Z</updated>
<author>
<name>Alexandre Belloni</name>
</author>
<published>2018-08-31T15:04:34Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=0e557a3e061399820f15c92f5ac62b6d0000e84b'/>
<id>urn:sha1:0e557a3e061399820f15c92f5ac62b6d0000e84b</id>
<content type='text'>
Add support for the integrated switch, and the SPI and I2C controller found
on MSCC Ocelot.

Signed-off-by: Alexandre Belloni &lt;alexandre.belloni@bootlin.com&gt;
Signed-off-by: Paul Burton &lt;paul.burton@mips.com&gt;
Patchwork: https://patchwork.linux-mips.org/patch/20345/
Cc: James Hogan &lt;jhogan@kernel.org&gt;
Cc: Ralf Baechle &lt;ralf@linux-mips.org&gt;
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
</content>
</entry>
<entry>
<title>MIPS: generic: Add support for Microsemi Ocelot</title>
<updated>2018-03-21T23:33:10Z</updated>
<author>
<name>Alexandre Belloni</name>
</author>
<published>2018-03-20T13:08:00Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=6bce3deae4d51326d0f07619ab6443ba771b3fb6'/>
<id>urn:sha1:6bce3deae4d51326d0f07619ab6443ba771b3fb6</id>
<content type='text'>
Introduce support for the MIPS based Microsemi Ocelot SoCs.

Signed-off-by: Alexandre Belloni &lt;alexandre.belloni@bootlin.com&gt;
Cc: Ralf Baechle &lt;ralf@linux-mips.org&gt;
Cc: Allan Nielsen &lt;Allan.Nielsen@microsemi.com&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/18858/
[jhogan@kernel.org: update ocelot_defconfig specification]
Signed-off-by: James Hogan &lt;jhogan@kernel.org&gt;
</content>
</entry>
<entry>
<title>MIPS: generic: Enable crc32-mips on r6 configs</title>
<updated>2018-02-19T20:50:36Z</updated>
<author>
<name>James Hogan</name>
</author>
<published>2018-02-09T22:11:07Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=35868f09594827299106a2b0411c276b307767aa'/>
<id>urn:sha1:35868f09594827299106a2b0411c276b307767aa</id>
<content type='text'>
Enable the crc32-mips module on MIPS generic r6 configs, where the
required MIPS r6 CRC instructions may be available.

As well as allowing the CRC instructions to be utilised, this should
also ensure the module gets some build coverage.

Signed-off-by: James Hogan &lt;jhogan@kernel.org&gt;
Cc: Ralf Baechle &lt;ralf@linux-mips.org&gt;
Cc: Paul Burton &lt;paul.burton@mips.com&gt;
Cc: Marcin Nowakowski &lt;marcin.nowakowski@mips.com&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/18602/
</content>
</entry>
<entry>
<title>MIPS: ranchu: Add Ranchu as a new generic-based board</title>
<updated>2018-01-22T20:47:34Z</updated>
<author>
<name>Miodrag Dinic</name>
</author>
<published>2017-12-29T15:41:47Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=f2d0b0d5c1718487f8a27d3ca3ec0f05ca3adedd'/>
<id>urn:sha1:f2d0b0d5c1718487f8a27d3ca3ec0f05ca3adedd</id>
<content type='text'>
Provide amendments to the MIPS generic platform framework so that
the new generic-based board Ranchu can be chosen to be built.

The Ranchu board is intended to be used by Android emulator. The name
"Ranchu" originates from Android development community. "Goldfish" and
"Ranchu" are terms used for two generations of virtual boards used by
Android emulator. The name "Ranchu" is a newer one among the two, and
this patch deals with Ranchu. However, for historical reasons, some
devices/drivers still contain the name "Goldfish".

MIPS Ranchu machine includes a number of Goldfish devices. The support
for Virtio devices is also included. Ranchu board supports up to 16
Virtio devices which can be attached using Virtio MMIO Bus. This is
summarized in the following picture:

       ABUS
        ||----MIPS CPU
        ||       |                    IRQs
        ||----Goldfish PIC------------(32)--------
        ||                     | | | | | | | | |
        ||----Goldfish TTY------ | | | | | | | |
        ||                       | | | | | | | |
        ||----Goldfish RTC-------- | | | | | | |
        ||                         | | | | | | |
        ||----Goldfish FB----------- | | | | | |
        ||                           | | | | | |
        ||----Goldfish Events--------- | | | | |
        ||                             | | | | |
        ||----Goldfish Audio------------ | | | |
        ||                               | | | |
        ||----Goldfish Battery------------ | | |
        ||                                 | | |
        ||----Android PIPE------------------ | |
        ||                                   | |
        ||----Virtio MMIO Bus                | |
        ||    |    |    |                    | |
        ||    |    |   (virtio-block)--------- |
        ||   (16)  |                           |
        ||    |   (virtio-net)------------------

Device Tree is created on the QEMU side based on the information about
devices IO map and IRQ numbers. Kernel will load this DTB using UHI
boot protocol DTB handover mode.

Signed-off-by: Miodrag Dinic &lt;miodrag.dinic@mips.com&gt;
Signed-off-by: Goran Ferenc &lt;goran.ferenc@mips.com&gt;
Signed-off-by: Aleksandar Markovic &lt;aleksandar.markovic@mips.com&gt;
Reviewed-by: James Hogan &lt;jhogan@kernel.org&gt;
Cc: Ralf Baechle &lt;ralf@linux-mips.org&gt;
Cc: Paul Burton &lt;paul.burton@mips.com&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/18138/
Signed-off-by: James Hogan &lt;jhogan@kernel.org&gt;
</content>
</entry>
<entry>
<title>MIPS: generic: Add support for MIPSfpga</title>
<updated>2017-11-08T22:53:44Z</updated>
<author>
<name>Zubair Lutfullah Kakakhel</name>
</author>
<published>2017-03-31T09:00:41Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=b35565bb16a55e5b8c5067e891b7b31a4359bda6'/>
<id>urn:sha1:b35565bb16a55e5b8c5067e891b7b31a4359bda6</id>
<content type='text'>
Add support for the MIPSfpga platform to generic kernel.

Signed-off-by: Zubair Lutfullah Kakakhel &lt;Zubair.Kakakhel@imgtec.com&gt;
Cc: Ralf Baechle &lt;ralf@linux-mips.org&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/15846/
[jhogan@kernel.org: Use separate board-xilfpga.its.S. Add 32r2 and
 little endian requires to board-xilfpga.config]
Signed-off-by: James Hogan &lt;jhogan@kernel.org&gt;
</content>
</entry>
</feed>
