<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel.git/arch/mips/alchemy/devboards, branch linux-3.13.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.
</subtitle>
<id>https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-3.13.y</id>
<link rel='self' href='https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-3.13.y'/>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/'/>
<updated>2013-10-29T20:24:19Z</updated>
<entry>
<title>MIPS: Panic messages should not end in \n.</title>
<updated>2013-10-29T20:24:19Z</updated>
<author>
<name>Ralf Baechle</name>
</author>
<published>2013-09-18T14:05:26Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=f7777dcc7550531ae551f544bdc391c65d0e1731'/>
<id>urn:sha1:f7777dcc7550531ae551f544bdc391c65d0e1731</id>
<content type='text'>
Panic() is going to add a \n itself and it's annoying if a panic message rolls
of the screen on a device with no scrollback.

Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Whitespace cleanup.</title>
<updated>2013-02-01T09:00:22Z</updated>
<author>
<name>Ralf Baechle</name>
</author>
<published>2013-01-22T11:59:30Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=7034228792cc561e79ff8600f02884bd4c80e287'/>
<id>urn:sha1:7034228792cc561e79ff8600f02884bd4c80e287</id>
<content type='text'>
Having received another series of whitespace patches I decided to do this
once and for all rather than dealing with this kind of patches trickling
in forever.

Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Alchemy: Merge PB1100/1500 support into DB1000 code.</title>
<updated>2012-10-11T09:11:20Z</updated>
<author>
<name>Manuel Lauss</name>
</author>
<published>2012-09-14T16:25:00Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=851d4f5d387d1db856f01d9e7167014187a48fb4'/>
<id>urn:sha1:851d4f5d387d1db856f01d9e7167014187a48fb4</id>
<content type='text'>
The PB1100/1500 are similar to their DB-cousins but with a few
more devices on the bus.

This patch adds PB1100/1500 support to the existing DB1100/1500
code.

Signed-off-by: Manuel Lauss &lt;manuel.lauss@gmail.com&gt;
Cc: lnux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/4338/
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Alchemy: merge PB1550 support into DB1550 code</title>
<updated>2012-10-11T09:11:20Z</updated>
<author>
<name>Manuel Lauss</name>
</author>
<published>2012-09-14T12:47:10Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=24e8c1a611a706f51d4d9dc39b2c9977e25a54c4'/>
<id>urn:sha1:24e8c1a611a706f51d4d9dc39b2c9977e25a54c4</id>
<content type='text'>
The PB1550 is more or less a DB1550 without the PCI IDE controller,
a more complicated (read: configurable) Flash setup and some other
minor changes.  Like the DB1550 it can be automatically detected by
reading the CPLD ID register bits.

This patch adds PB1550 detection and setup to the DB1550 code.

Signed-off-by: Manuel Lauss &lt;manuel.lauss@gmail.com&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/4337/
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Alchemy: Single kernel for DB1200/1300/1550</title>
<updated>2012-10-11T09:11:20Z</updated>
<author>
<name>Manuel Lauss</name>
</author>
<published>2012-09-13T15:44:39Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=bd8510df881f63a9e7768824cf0e33c4702dcde1'/>
<id>urn:sha1:bd8510df881f63a9e7768824cf0e33c4702dcde1</id>
<content type='text'>
Combine support for the DB1200/PB1200, DB1300 and DB1550 boards into
a single kernel image.

defconfig-generated image verified on DB1200, DB1300 and DB1550.

Signed-off-by: Manuel Lauss &lt;manuel.lauss@gmail.com&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/4335/
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>Merge branches 'next/generic', 'next/alchemy', 'next/bcm63xx', 'next/cavium', 'next/jz4740', 'next/lantiq', 'next/loongson1b' and 'next/netlogic' into mips-for-linux-next</title>
<updated>2012-07-25T14:37:46Z</updated>
<author>
<name>Ralf Baechle</name>
</author>
<published>2012-07-25T14:37:46Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=68d8848567ef03eb2c2303173934428d0bf0a531'/>
<id>urn:sha1:68d8848567ef03eb2c2303173934428d0bf0a531</id>
<content type='text'>
</content>
</entry>
<entry>
<title>MIPS: Alchemy: use IS_ENABLED() macro</title>
<updated>2012-07-23T12:55:53Z</updated>
<author>
<name>Florian Fainelli</name>
</author>
<published>2012-01-31T17:19:03Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=4bd5a5740e9cb20b63763b8b5dd04a51fba09029'/>
<id>urn:sha1:4bd5a5740e9cb20b63763b8b5dd04a51fba09029</id>
<content type='text'>
Signed-off-by: Florian Fainelli &lt;florian@openwrt.org&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/3331/
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Alchemy: handle db1200 cpld ints as they come in</title>
<updated>2012-07-23T12:53:38Z</updated>
<author>
<name>Manuel Lauss</name>
</author>
<published>2012-01-21T17:13:15Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=6c2be5cf1d4e70e98d995f9c403b5fbe7b5f2a80'/>
<id>urn:sha1:6c2be5cf1d4e70e98d995f9c403b5fbe7b5f2a80</id>
<content type='text'>
Remove the loop in the cascade handler and instead unconditionally
handle just the first set interrupt coming from the CPLD.

This gets rid of a lot of spurious interrupts being triggered for
the SMSC91111 ethernet chip especially under high(er) IDE load:
"eth0: spurious interrupt (mask = 0xb3)"

Verified on DB1200 and DB1300.

Signed-off-by: Manuel Lauss &lt;manuel.lauss@googlemail.com&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/3288/
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Alchemy: devboards: kill prom.c</title>
<updated>2012-07-23T12:53:38Z</updated>
<author>
<name>Manuel Lauss</name>
</author>
<published>2012-01-21T17:13:14Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=278bf05cf68a6e5e965c85217ddc1318d18fcbf7'/>
<id>urn:sha1:278bf05cf68a6e5e965c85217ddc1318d18fcbf7</id>
<content type='text'>
move contents to already existing platform.c file.

Signed-off-by: Manuel Lauss &lt;manuel.lauss@googlemail.com&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/3287/
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Alchemy: use 64MB RAM as minimum for devboards</title>
<updated>2012-07-23T12:53:37Z</updated>
<author>
<name>Manuel Lauss</name>
</author>
<published>2012-01-21T17:13:13Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=3e25f4f243db6495cf57c1fcb3a4c0311a92b203'/>
<id>urn:sha1:3e25f4f243db6495cf57c1fcb3a4c0311a92b203</id>
<content type='text'>
YAMON on all devboards provides the "memsize" envvar; in the unlikely
case that it can't be parsed just assume 64MB, which all boards have
at least.

Signed-off-by: Manuel Lauss &lt;manuel.lauss@googlemail.com&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/3286/
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
</feed>
