<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel.git/arch/arm64/include/asm/kvm_hyp.h, branch linux-4.9.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.
</subtitle>
<id>https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-4.9.y</id>
<link rel='self' href='https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-4.9.y'/>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/'/>
<updated>2016-09-08T10:53:00Z</updated>
<entry>
<title>arm64: KVM: Inject a vSerror if detecting a bad GICV access at EL2</title>
<updated>2016-09-08T10:53:00Z</updated>
<author>
<name>Marc Zyngier</name>
</author>
<published>2016-09-06T13:02:17Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=3272f0d08e4490b792b99cf6034a2bb859bf6c9f'/>
<id>urn:sha1:3272f0d08e4490b792b99cf6034a2bb859bf6c9f</id>
<content type='text'>
If, when proxying a GICV access at EL2, we detect that the guest is
doing something silly, report an EL1 SError instead ofgnoring the
access.

Signed-off-by: Marc Zyngier &lt;marc.zyngier@arm.com&gt;
Signed-off-by: Christoffer Dall &lt;christoffer.dall@linaro.org&gt;
</content>
</entry>
<entry>
<title>arm64: KVM: vgic-v2: Add the GICV emulation infrastructure</title>
<updated>2016-09-08T10:53:00Z</updated>
<author>
<name>Marc Zyngier</name>
</author>
<published>2016-09-06T08:28:45Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=fb5ee369ccd3986b28adc20d43d73a2b2c141977'/>
<id>urn:sha1:fb5ee369ccd3986b28adc20d43d73a2b2c141977</id>
<content type='text'>
In order to efficiently perform the GICV access on behalf of the
guest, we need to be able to avoid going back all the way to
the host kernel.

For this, we introduce a new hook in the world switch code,
conveniently placed just after populating the fault info.
At that point, we only have saved/restored the GP registers,
and we can quickly perform all the required checks (data abort,
translation fault, valid faulting syndrome, not an external
abort, not a PTW).

Coming back from the emulation code, we need to skip the emulated
instruction. This involves an additional bit of save/restore in
order to be able to access the guest's PC (and possibly CPSR if
this is a 32bit guest).

At this stage, no emulation code is provided.

Signed-off-by: Marc Zyngier &lt;marc.zyngier@arm.com&gt;
Reviewed-by: Christoffer Dall &lt;christoffer.dall@linaro.org&gt;
Signed-off-by: Christoffer Dall &lt;christoffer.dall@linaro.org&gt;
</content>
</entry>
<entry>
<title>arm64: KVM: Refactor kern_hyp_va to deal with multiple offsets</title>
<updated>2016-07-03T21:41:27Z</updated>
<author>
<name>Marc Zyngier</name>
</author>
<published>2016-06-30T17:40:40Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=fd81e6bf3928c14f90a033df164c375d4ce0fd85'/>
<id>urn:sha1:fd81e6bf3928c14f90a033df164c375d4ce0fd85</id>
<content type='text'>
As we move towards a selectable HYP VA range, it is obvious that
we don't want to test a variable to find out if we need to use
the bottom VA range, the top VA range, or use the address as is
(for VHE).

Instead, we can expand our current helper to generate the right
mask or nop with code patching. We default to using the top VA
space, with alternatives to switch to the bottom one or to nop
out the instructions.

Signed-off-by: Marc Zyngier &lt;marc.zyngier@arm.com&gt;
Signed-off-by: Christoffer Dall &lt;christoffer.dall@linaro.org&gt;
</content>
</entry>
<entry>
<title>arm/arm64: KVM: Remove hyp_kern_va helper</title>
<updated>2016-07-03T21:41:27Z</updated>
<author>
<name>Marc Zyngier</name>
</author>
<published>2016-06-30T17:40:36Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=3f0f8830d440e3edf5580424519a7c3434891c64'/>
<id>urn:sha1:3f0f8830d440e3edf5580424519a7c3434891c64</id>
<content type='text'>
hyp_kern_va is now completely unused, so let's remove it entirely.

Signed-off-by: Marc Zyngier &lt;marc.zyngier@arm.com&gt;
Signed-off-by: Christoffer Dall &lt;christoffer.dall@linaro.org&gt;
</content>
</entry>
<entry>
<title>arm64: perf: Move PMU register related defines to asm/perf_event.h</title>
<updated>2016-03-29T15:04:57Z</updated>
<author>
<name>Shannon Zhao</name>
</author>
<published>2016-03-24T16:01:16Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=b8cfadfcefdc8c306ca2c0b1bdbdd4e01f0155e3'/>
<id>urn:sha1:b8cfadfcefdc8c306ca2c0b1bdbdd4e01f0155e3</id>
<content type='text'>
To use the ARMv8 PMU related register defines from the KVM code, we move
the relevant definitions to asm/perf_event.h header file and rename them
with prefix ARMV8_PMU_. This allows us to get rid of kvm_perf_event.h.

Signed-off-by: Anup Patel &lt;anup.patel@linaro.org&gt;
Signed-off-by: Shannon Zhao &lt;shannon.zhao@linaro.org&gt;
Acked-by: Marc Zyngier &lt;marc.zyngier@arm.com&gt;
Reviewed-by: Andrew Jones &lt;drjones@redhat.com&gt;
Signed-off-by: Marc Zyngier &lt;marc.zyngier@arm.com&gt;
Signed-off-by: Will Deacon &lt;will.deacon@arm.com&gt;
</content>
</entry>
<entry>
<title>arm64: KVM: Add access handler for PMUSERENR register</title>
<updated>2016-02-29T18:34:21Z</updated>
<author>
<name>Shannon Zhao</name>
</author>
<published>2015-09-08T07:15:56Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=d692b8ad6ec4814ddd9a37ce5c9c9d971e741088'/>
<id>urn:sha1:d692b8ad6ec4814ddd9a37ce5c9c9d971e741088</id>
<content type='text'>
This register resets as unknown in 64bit mode while it resets as zero
in 32bit mode. Here we choose to reset it as zero for consistency.

PMUSERENR_EL0 holds some bits which decide whether PMU registers can be
accessed from EL0. Add some check helpers to handle the access from EL0.

When these bits are zero, only reading PMUSERENR will trap to EL2 and
writing PMUSERENR or reading/writing other PMU registers will trap to
EL1 other than EL2 when HCR.TGE==0. To current KVM configuration
(HCR.TGE==0) there is no way to get these traps. Here we write 0xf to
physical PMUSERENR register on VM entry, so that it will trap PMU access
from EL0 to EL2. Within the register access handler we check the real
value of guest PMUSERENR register to decide whether this access is
allowed. If not allowed, return false to inject UND to guest.

Signed-off-by: Shannon Zhao &lt;shannon.zhao@linaro.org&gt;
Signed-off-by: Marc Zyngier &lt;marc.zyngier@arm.com&gt;
</content>
</entry>
<entry>
<title>arm64: KVM: Move kvm/hyp/hyp.h to include/asm/kvm_hyp.h</title>
<updated>2016-02-29T18:34:18Z</updated>
<author>
<name>Marc Zyngier</name>
</author>
<published>2016-01-28T13:44:07Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=13720a56edbd8164fbfa251067dea9776e09f54b'/>
<id>urn:sha1:13720a56edbd8164fbfa251067dea9776e09f54b</id>
<content type='text'>
In order to be able to move code outside of kvm/hyp, we need to make
the global hyp.h file accessible from a standard location.

include/asm/kvm_hyp.h seems good enough.

Acked-by: Christoffer Dall &lt;christoffer.dall@linaro.org&gt;
Signed-off-by: Marc Zyngier &lt;marc.zyngier@arm.com&gt;
</content>
</entry>
</feed>
