<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel.git/arch/arc/kernel/head.S, branch linux-4.20.y</title>
<subtitle>Hosts the 0x221E linux distro kernel.
</subtitle>
<id>https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-4.20.y</id>
<link rel='self' href='https://git.0xinfinity.dev/distro/kernel.git/atom?h=linux-4.20.y'/>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/'/>
<updated>2019-02-27T09:09:55Z</updated>
<entry>
<title>ARC: U-boot: check arguments paranoidly</title>
<updated>2019-02-27T09:09:55Z</updated>
<author>
<name>Eugeniy Paltsev</name>
</author>
<published>2019-02-14T15:07:44Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=075a1a664e180842087e20bf9c3b971debbc8000'/>
<id>urn:sha1:075a1a664e180842087e20bf9c3b971debbc8000</id>
<content type='text'>
commit a66f2e57bd566240d8b3884eedf503928fbbe557 upstream.

Handle U-boot arguments paranoidly:
 * don't allow to pass unknown tag.
 * try to use external device tree blob only if corresponding tag
   (TAG_DTB) is set.
 * don't check uboot_tag if kernel build with no ARC_UBOOT_SUPPORT.

NOTE:
If U-boot args are invalid we skip them and try to use embedded device
tree blob. We can't panic on invalid U-boot args as we really pass
invalid args due to bug in U-boot code.
This happens if we don't provide external DTB to U-boot and
don't set 'bootargs' U-boot environment variable (which is default
case at least for HSDK board) In that case we will pass
{r0 = 1 (bootargs in r2); r1 = 0; r2 = 0;} to linux which is invalid.

While I'm at it refactor U-boot arguments handling code.

Cc: stable@vger.kernel.org
Tested-by: Corentin LABBE &lt;clabbe@baylibre.com&gt;
Signed-off-by: Eugeniy Paltsev &lt;Eugeniy.Paltsev@synopsys.com&gt;
Signed-off-by: Vineet Gupta &lt;vgupta@synopsys.com&gt;
Signed-off-by: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;

</content>
</entry>
<entry>
<title>ARCv2: Enable unaligned access in early ASM code</title>
<updated>2019-02-27T09:09:55Z</updated>
<author>
<name>Eugeniy Paltsev</name>
</author>
<published>2019-01-16T11:29:50Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=de3bd3e1327f43b96434cca916b7d0af104d37f7'/>
<id>urn:sha1:de3bd3e1327f43b96434cca916b7d0af104d37f7</id>
<content type='text'>
commit 252f6e8eae909bc075a1b1e3b9efb095ae4c0b56 upstream.

It is currently done in arc_init_IRQ() which might be too late
considering gcc 7.3.1 onwards (GNU 2018.03) generates unaligned
memory accesses by default

Cc: stable@vger.kernel.org #4.4+
Signed-off-by: Eugeniy Paltsev &lt;Eugeniy.Paltsev@synopsys.com&gt;
Signed-off-by: Vineet Gupta &lt;vgupta@synopsys.com&gt;
[vgupta: rewrote changelog]
Signed-off-by: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;

</content>
</entry>
<entry>
<title>ARC: smp-boot: Decouple Non masters waiting API from jump to entry point</title>
<updated>2017-01-24T19:12:28Z</updated>
<author>
<name>Vineet Gupta</name>
</author>
<published>2017-01-12T22:30:29Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=bf02454a741b58682a82c314a9a46bed930ed2f7'/>
<id>urn:sha1:bf02454a741b58682a82c314a9a46bed930ed2f7</id>
<content type='text'>
For run-on-reset SMP configs, non master cores call a routine which
waits until Master gives it a "go" signal (currently using a shared
mem flag). The same routine then jumps off the well known entry point of
all non Master cores i.e. @first_lines_of_secondary

This patch moves out the last part into one single place in early boot
code.

This is better in terms of absraction (the wait API only waits) and
returns, leaving out the "jump off to" part.

In actual implementation this requires some restructuring of the early
boot code as well as Master now jumps to BSS setup explicitly,
vs. falling thru into it before.

Technically this patch doesn't cause any functional change, it just
moves the ugly #ifdef'ry from assembly code to "C"

Signed-off-by: Vineet Gupta &lt;vgupta@synopsys.com&gt;
</content>
</entry>
<entry>
<title>ARC: boot: Non Master cpus only need to call EARLY_CPU_SETUP once</title>
<updated>2015-10-28T10:43:42Z</updated>
<author>
<name>Vineet Gupta</name>
</author>
<published>2015-10-15T15:02:39Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=483bcc99c0a349570b30fc9cb20dea20c9387a4b'/>
<id>urn:sha1:483bcc99c0a349570b30fc9cb20dea20c9387a4b</id>
<content type='text'>
With prev fixes, all cores now start via common entry point @stext which
already calls EARLY_CPU_SETUP for all cores - so no need to invoke it
again

Signed-off-by: Vineet Gupta &lt;vgupta@synopsys.com&gt;
</content>
</entry>
<entry>
<title>ARC: boot: Support Halt-on-reset and Run-on-reset SMP booting modes</title>
<updated>2015-10-28T10:38:17Z</updated>
<author>
<name>Vineet Gupta</name>
</author>
<published>2015-10-09T05:56:12Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=3971cdc202f638f252e39316d42492ace04cc1b1'/>
<id>urn:sha1:3971cdc202f638f252e39316d42492ace04cc1b1</id>
<content type='text'>
For Run-on-reset, non masters need to spin wait. For Halt-on-reset they
can jump to entry point directly.

Also while at it, made reset vector handler as "the" entry point for
kernel including host debugger based boot (which uses the ELF header
entry point)

Signed-off-by: Vineet Gupta &lt;vgupta@synopsys.com&gt;
</content>
</entry>
<entry>
<title>ARCv2: Support for ARCv2 ISA and HS38x cores</title>
<updated>2015-06-22T08:36:55Z</updated>
<author>
<name>Vineet Gupta</name>
</author>
<published>2013-05-13T13:00:41Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=1f6ccfff6314672743ad7252160654709e997a2a'/>
<id>urn:sha1:1f6ccfff6314672743ad7252160654709e997a2a</id>
<content type='text'>
The notable features are:
    - SMP configurations of upto 4 cores with coherency
    - Optional L2 Cache and IO-Coherency
    - Revised Interrupt Architecture (multiple priorites, reg banks,
        auto stack switch, auto regfile save/restore)
    - MMUv4 (PIPT dcache, Huge Pages)
    - Instructions for
	* 64bit load/store: LDD, STD
	* Hardware assisted divide/remainder: DIV, REM
	* Function prologue/epilogue: ENTER_S, LEAVE_S
	* IRQ enable/disable: CLRI, SETI
	* pop count: FFS, FLS
	* SETcc, BMSKN, XBFU...

Signed-off-by: Vineet Gupta &lt;vgupta@synopsys.com&gt;
</content>
</entry>
<entry>
<title>ARC: explicit'ify uboot support</title>
<updated>2015-06-19T12:39:27Z</updated>
<author>
<name>Vineet Gupta</name>
</author>
<published>2015-03-09T14:10:09Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=036b2c5664281e7da5a89c9f742491f30966485f'/>
<id>urn:sha1:036b2c5664281e7da5a89c9f742491f30966485f</id>
<content type='text'>
Signed-off-by: Vineet Gupta &lt;vgupta@synopsys.com&gt;
</content>
</entry>
<entry>
<title>ARC: RIP @running_on_hw</title>
<updated>2014-10-13T09:16:17Z</updated>
<author>
<name>Vineet Gupta</name>
</author>
<published>2014-09-10T05:08:10Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=435abb6daf310b4c1d681097887ea7239c310732'/>
<id>urn:sha1:435abb6daf310b4c1d681097887ea7239c310732</id>
<content type='text'>
* No active users of this flag anymore

* flag itself was no longer usable with new simualtor which acts just like
  hardware, not providing the special chip-id = 0xffff which good old
  ISS used to do.

Signed-off-by: Vineet Gupta &lt;vgupta@synopsys.com&gt;
</content>
</entry>
<entry>
<title>ARC: optimize kernel bss clearing in early boot code</title>
<updated>2014-06-26T04:44:05Z</updated>
<author>
<name>Vineet Gupta</name>
</author>
<published>2014-04-17T11:43:26Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=bef444a33004f4062930df1fc703a25dd6d7b460'/>
<id>urn:sha1:bef444a33004f4062930df1fc703a25dd6d7b460</id>
<content type='text'>
using ARC ZOL which reduces tot num of instructions by half

Signed-off-by: Vineet Gupta &lt;vgupta@synopsys.com&gt;
</content>
</entry>
<entry>
<title>ARC: Disable caches in early boot if so configured</title>
<updated>2014-06-03T09:44:48Z</updated>
<author>
<name>Vineet Gupta</name>
</author>
<published>2014-03-07T12:38:11Z</published>
<link rel='alternate' type='text/html' href='https://git.0xinfinity.dev/distro/kernel.git/commit/?id=ef680cdc24376f394841a3f19b3a7ef6d57a009d'/>
<id>urn:sha1:ef680cdc24376f394841a3f19b3a7ef6d57a009d</id>
<content type='text'>
Requested-by: Noam Camus &lt;noamc@ezchip.com&gt;
Signed-off-by: Vineet Gupta &lt;vgupta@synopsys.com&gt;
</content>
</entry>
</feed>
